12 System Verification Engineer Jobs in Uttar Pradesh
-
Quality Analyst Appinventiv - Noida, Uttar Pradesh, India with exploratory testing and system regression testing Hands-on experience in writing database queries for back-end testing and data verification Proficiency with Website/Mobile and API testing. Proficient technical 19 days ago
-
Principal Product Validation Engineer Dadri, Uttar Pradesh, India design/ verification problems using these tools. Experience in process automation with scripting. Experience with SystemVerilog, C++, UVM. Experience with Functional Verification of complex digital systems More than 30 days ago
-
Infra DV Sr Engineer Qualcomm - Noida,Other Uttar Pradesh Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Looking for an experience Verification S Engineer 4 days ago
-
Member of Technical Staff Siemens - Noida knowledge of verification engineering and have between 2 - 8 years of working experience as well. Youve sound knowhow of System Verilog for test bench with exposure to verification methodologies like UVM, VMM Not disclosed INR 20 days ago
- Forum: Start a Discussion Join
-
ASIC RTL Design - Cadence Alp Consulting Ltd. - Noida, India with an experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development. RTL Design using Verilog is a must. System Verilog experience and experience Not Mentioned More than 30 days ago
-
Lead Control & Protection Engineer GE Vernova - Noida, India Job Description Summary As a Lead Control Systems engineer you will report to the Control Systems Manager. The successful candidate will be part of a highly motivated and dynamic team of engineers Not Mentioned 20 days ago
-
Electrical Product Design Engineer Electrobrain Modern Technologies Private Limited - Noida, Pune with EESE engineers for systems engineering, wiring, fusing and other specifications Develop core engineering documents - FMA, FMEA, interface diagrams, others Develop and execute design verification plans 229999-670000 More than 30 days ago
-
Applications Engineering, Staff Engineer Sypnosys - Noida, India + Years' Experience in verification technologies (Simulation, UVM, SVA, LRM understanding) Strong HDL language support (Verilog, VHDL, System Verilog) Simulation, UVM, Design Verification Digital design Not Mentioned More than 30 days ago
-
SOC Engineering, Architect Sypnosys - Noida, India and feasibility studies while mentoring junior engineers. The Systems Solutions Group (SSG) delivers tool, methodology, architecture, design creation, design verification and physical implementation expertise Not Mentioned 27 days ago
-
SOC Engineering, Staff Engineer Synopsys India Private Limited - Noida, India and analyze system Verilog assertion and coverage (code, toggle, functional). Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide Not Mentioned More than 30 days ago
Top locations