16 Vhdl Jobs in Dadri
-
Senior Software Engineer Siemens EDA (Siemens Digital Industries Software) - Dadri, Uttar Pradesh, India methodologies. Fair understanding in one of the HDL (Verilog, System Verilog, VHDL or SystemC) Basics of Compiler Transformation and Optimizations B.Tech or M.Tech in CSE/EE/ECE from a reputed engineering college 16 days ago
-
Senior Lead Engineer FPGA Dadri, Uttar Pradesh, India functional and performance requirements of the IP/Subsystem. Experience with Verilog/System Verilog/VHDL and working knowledge of C/C++ Working knowledge of Palladium & FPGA platform Expertise in using More than 30 days ago
-
FPGA Design / Developer Capgemini - Noida, Uttar Pradesh, India understanding of Virtex-7, Virtex Ultrascale and Virtex Ultrascale+ Architectures • Proficiency with Verilog/System Verilog/VHDL and working knowledge of C/C++ • Experience in using validation environment test 28 days ago
-
Senior Software Engineer (C/C++) Siemens EDA (Siemens Digital Industries Software) - Noida, Uttar Pradesh, India It is a core R&D team working on multiple verticals of Simulation. A very energetic and enthusiastic team of motivated individuals. This role is based in Noida. But you’ll also get to visit other 17 days ago
- Forum: Start a Discussion Join
-
RTL Designer - IP Design/VHDL MY Search - Bangalore/Delhi NCR/Noida, India ) - Proficient with digital logic design- Experience in IP design or SoC integration- Expert in developing or integrating RTL using System Verilog / Verilog / VHDL- Prior experience using industry standard tools 60 22 days ago
-
FPGA Design Prototyping Lead Mirafra Technologies - Noida, Uttar Pradesh, India with Verilog/System Verilog/VHDL and working knowledge of C/C++- Experience in using validation environment test equipment e.g. Logic Analyzers, Oscilloscope, Protocol Analyzers, etc. is required - Experience More than 30 days ago
-
IP Standard Cell Team Front-End Characterization Engineer Qualcomm Technologies, Inc - Noida (Verilog and VHDL at cell level) is required. APL model generation for RH IR drop analysis is required. AOCV/LVF working experience/understanding is required Hands-on experience characterizing physical IPs Not disclosed INR 10 days ago
-
ASIC Digital Design, Staff Engineer Synopsys India Private Limited - Noida, India and implement phases of state-of-the-art products. Key responsibilities: Identify verification environment requirements from its various sources (Specifications, Design functionality, Interfaces, etc …) Generate Not Mentioned More than 30 days ago
-
Applications Engineering, Sr Manager Synopsys India Private Limited - Noida, India skills. It gives exposure to the breadth of HDL/HVL, methodologies, static and formal verification, dynamic simulation aspects including debug. As well as opportunity to experience working in a diverse Not Mentioned More than 30 days ago
-
FPGA Engineer Hays - Noida, India understanding of Virtex-7, Virtex Ultrascale and Virtex Ultrascale+ Architectures Proficiency with Verilog/System Verilog/VHDL and working knowledge of C/C++ Experience in using validation environment test Not Mentioned 22 days ago
Top locations